MC100LVEL14 chip equivalent, 1:5 clock distribution chip.
a multiplexed clock input to allow for the distribution of a lower speed scan or test clock along with the high speed system clock. When LOW (or left open and pulled LOW .
The device can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL inp.
Image gallery
Download